Pipistrelle-3

Pipistrelle-3 Test Chip

Taped out in March 2016, this chip advanced Pipistrelle-2’s design by adding forward body-bias to improve performance at low voltage as well as an autonomous dynamic voltage and frequency scaling (DVFS) control state machine for carefully sequencing clocks, regulator settings and body-bias. Additional integration of the switched-capacitor regulator and harvester has been made possible by adding numerous low–power oscillators along with further efficiency improvement and a reverse current protection scheme.

A fully integrated voltage monitor assists with rapid DVFS transitions between super/near/sub-threshold operating modes, while consuming only 50nW – this work was presented at VLSI-D 2017. Further, building on oscillator work from Pipistrelle-2, this chip demonstrates the first <nW/kHz RC oscillator and shows high temperature and voltage stability – this work was presented at ISSCC 2017.

Pipistrelle-3 Test Chip

Drag

Related News

Anand successfully defends PhD thesis

23rd January 2020

Congratulations to Anand Savanth, who has successfully defended his PhD thesis entitled “Techniques And Circuits For Ultra-Efficient Energy Harvesting Sensor Nodes”. Anand’s research focussed on enabling efficient energy harvesting to enable the vision of a trillion sensor node Internet-of-Things (IoT). During his studies, his designs were taped-out through the Pipistrelle…

Read Article +

Power efficient electronics research innovation is featured in the ACM TechNews

22nd February 2017

Research from the ARM-ECS Research Centre, on power-efficient electronics, has been accepted for publication at the prestigious ISSCC 2017 conference and featured in ACM Tech News. Researchers from the ARM-ECS Centre have presented a paper at the prestigious International Solid-State Circuits Conference (ISSCC) in San Francisco, the world’s foremost forum…