Power efficient electronics research innovation is featured in the ACM TechNews

Power-efficient electronics research innovation featured in ACM TechNews

Research from the ARM-ECS Research Centre, on power-efficient electronics, has been accepted for publication at the prestigious ISSCC 2017 conference and featured in ACM Tech News.

Researchers from the ARM-ECS Centre have presented a paper at the prestigious International Solid-State Circuits Conference (ISSCC) in San Francisco, the world’s foremost forum for advances in solid-state circuits and systems-on-a-chip. The Institute of Electrical and Electronic Engineers (IEEE) event, which ran from 5-9 February, brought together expert engineers from across the globe to study the theme of ‘Intelligent Chips for a Smart World’.

Research carried out through Southampton’s ARM-ECS Research Centre featured in an early session on Analog Techniques. The paper, entitled A 0.68nW/kHz Supply Independent Relaxation Oscillator with ±0.49%/V and 96ppm/°C Stability, demonstrated an oscillator design which compares favourably to state-of-the-art for watts-per-kHz, while still exhibiting comparable temperature and voltage stability characteristics.

The design had been validated as part of the Pipistrelle test-chip family. The paper was presented by Anand Savanth, who is a PhD student at ECS and a Staff Engineer at ARM Cambridge, and was co-authored by ECS academic Dr Alex Weddell and ARM Principal Research Engineer James Myers. The ARM-ECS Research Centre is an industrial research collaboration co-directed by Professor Bashir Al-Hashimi and Visiting Professor Dr David Flynn.

Professor Bashir Al-Hashimi, Co-Director of the Centre, said: “I am proud to see the world-leading research in Electronics and Computer Science at the forefront of global discussion to shape our future connected world. It is testament to the cutting-edge work led by our academics, and through our partnership with ARM, that this paper has been accepted into one of the most respected international conferences for electronics design.”

Related Projects

Energy Harvesting and Integrated Power Conversion for Micro-Scale Sensor Nodes
See Project +

Related Technologies

Pipistrelle-4

Pipistrelle-4, taped-out at the end of May 2017, is the latest in a series of low-energy sensor-system chips. The chip includes circuit/system ideas from multiple PhD research students and industry, focusing on an energy and performance optimised SRAM bitcell, low-area overhead energy-efficient flip-flops and standard-cells. The chip was taped-out during Yunpeng Cai’s internship at Arm Cambridge, and includes circuits to validate his novel flip-flop design which has now been patented. The prototype chips were received at the end of September 2017, and tested successfully.

Read Article +

Pipistrelle-3

Taped out in March 2016, this chip advanced Pipistrelle-2’s design by adding forward body-bias to improve performance at low voltage as well as an autonomous dynamic voltage and frequency scaling (DVFS) control state machine for carefully sequencing clocks, regulator settings and body-bias. Additional integration of the switched-capacitor regulator and harvester has been made possible by adding numerous low–power oscillators along with further efficiency improvement and a reverse current protection scheme.

Read Article +

Pipistrelle-2

This chip advances Pipistrelle-1’s design, taking another step towards filling in the pieces required to build an autonomous minimum-energy sensor system. Low power clock sources are an important part of a minimum energy system for driving CPUs, switched-capacitor converters, power-management unit logic, wake-up timers and more. This chip takes the first step to prototyping suitable fully-integrated oscillator topologies, as well as improving on previous versions of SRAM, power and energy harvesting converters. Pipstrelle 2 Test Chip

Read Article +

Pipistrelle-1

A sub-threshold demonstrator chip, incorporating innovative features for energy harvesting and power conversion, has been designed and taped-out by Arm R&D engineers and ECS researchers. Pipistrelle-1 Minimum energy systems are important for deployable multi-billion wireless sensor networks (WSNs). This sub-threshold chip, code-name “PIPISTRELLE-1”, was designed in the TSMC 65LP process. It demonstrates power conversion and energy harvesting techniques which are critical features for realising WSN SoCs, and serves as a platform for experimenting with various energy and power management algorithms and techniques.  

Read Article +